Design of Pipelined IFFT Processor

Farjin J Tamboli\textsuperscript{1}, S. A. Shirsat\textsuperscript{2}
\textsuperscript{1}Student, Department Electronics and Telecommunication, SCOE, Pune, India
\textsuperscript{2}Professor, Department Electronics and Telecommunication, SCOE, Pune, India

Abstract—OFDM is multicarrier technique, which is efficient due to its orthogonality. It uses FFT/IFFT processors for modulation and demodulation purpose. Fast Fourier Transform (FFT) and Inverse Fast Fourier Transform (IFFT) act as primary blocks in most of the digital signal processing applications. These two operations have undergone numerous advancements in terms of software implementation. However, there is a lack of hardware implementation of the same, due to the involvement of floating point complex numbers. Existing Fast Fourier Transform/Inverse Fast Fourier Transform implementations mostly deal with integer data only and are incompatible with floating point data. The need of the hour is a design that can operate on floating point numbers and also achieves maximum efficiency, minimum hardware utilization and high data precision. In this paper pipelined Fast Fourier Transform is designed using Hardware Description Language. The proposed architecture is simulated in Xilinx ISIM 14.7 software and results are compared and verified with MATLAB outputs.

Index Terms—IFFT Processor; FFT Processor; Floating point

I. INTRODUCTION

Due to evolving electronics and telecommunication applications, dedicated FFT or IFFT architectures are necessary for baseband processing. Fast Fourier Transform (FFT) and Inverse Fast Fourier Transform (IFFT) act as primary blocks in most of the digital signal processing applications. These two operations have undergone numerous advancements in terms of software implementation. However, there is a dearth of hardware implementation of the same, due to the involvement of floating point complex numbers. Existing Fast Fourier Transform/Inverse Fast Fourier Transform implementations mostly deal with integer data only and are incompatible with floating point data. The need of the hour is a design that can operate on floating point numbers and also achieves maximum efficiency, minimum hardware utilization and high data precision [1].

The FFT is an adequate algorithm for computing DFT and require less number of computation than that required for direct evaluation of DFT. The DFT algorithm has \(O(n^2)\) complexity and therefore is not useful for direct hardware realizations. Instead of DFT, Fast Fourier Transform algorithm is used. The computational complexity of FFT is given by complex multiplies \(N/2\times\log N\) and complex additions \(N\times\log N\). The Discrete Fourier Transform (DFT) \(X(k)\) of N-point is given by,

\[
X(k) = \sum_{n=0}^{N-1} x(n)W_N^{kn}\tag{1}
\]

Where, \(k=0\) to \(N-1\);

\[
W_N^{kn} = e^{-j2\pi kn/N}\tag{2}
\]

Where \(X(k)\) and \(x(n)\) are frequency domain sequence and time domain samples instead of direct implementation of above equation, the FFT algorithm factorizes a large-point DFT recursively into many small-point DFT in order to reduce overall operations.

IFFT is a speedy algorithm which perform Inverse Fourier Transform, which is processed under DFT.

\[
x(n)=\frac{1}{N}\sum_{k=0}^{N-1} X(k) \ast e^{j2\pi kn/N}\tag{3}
\]

\(X(k)=\) Frequency Domain Samples \(x(n)=\) Time Domain Samples \(N=\) FFT size \(k=0,1,2,...,N-1\).

In this paper, 8-bit IFFT Processor is designed for complex inputs.

II. IMPLEMENTATION OF IFFT PROCESSOR

This section gives implementation of IFFT processor using different algorithms such as radix 2, radix 4, etc. and IFFT architectures such as pipelined, parallel, etc.

A. Radix 2 Algorithm

The established equations for radix-2 FFT are

\[
X(2k) = \sum_{n=0}^{N/2-1} \left( x(n) + x(n + N/2) \right)W_N^{kn/2}\tag{3}
\]

\[
X(2k + 1) = \sum_{n=0}^{N/2-1} \left( x(n) - x(n + N/2) \right)W_N^{kn/2}\tag{4}
\]

The Fig. 1, shows the implementation of 8-point radix-2 DIF algorithm. Here inputs are in proper sequence and outputs are in bit reversed order.

\begin{align*}
\text{Fig. 1. 8 point radix 2 DIF algorithm [8]} & \end{align*}

Theretical calculations of 8 point IFFT:

\(X(k) = \{ 0.5, 2+j, 3+2j, j, 3, -j, 3-2j, 2-j \}\)

Let \(g(n)\) represent output of first stage and \(h(n)\) represent
output of second stage. The values of twiddle factor for IFFT are as follows:
\[
\begin{align*}
W_0^8 &= 1 \\
W_8^{-1} &= 0.707 + j 0.707 \\
W_8^{-2} &= j \\
W_8^{-3} &= -0.707 + j 0.707
\end{align*}
\]

Output of First Stage:
\[
\begin{align*}
g(0) &= 1/8(X(0)+X(4)) = 1/8(0.5+3) = 0.44 \\
g(1) &= 1/8(X(1)+X(5)) = 1/8(2j) = 0.25 \\
g(2) &= 1/8(X(2)+X(6)) = 1/8(3+2j+3-2j) = 0.75 \\
g(3) &= 1/8(X(3)+X(7)) = 1/8(j+2j) = 0.31 \\
g(4) &= [1/8(X(0)-X(4))] W_8^{-0} = 1/8(0.5-3) = -0.31 \\
g(5) &= 1/8(X(1)-X(5)) W_8^{-1} = 1/8(2j)(0.707+j0.707) = 0.35j \\
g(6) &= 1/8(X(2)-X(6)) W_8^{-2} = 1/8(3+2j+3-2j) = -0.5 \\
g(7) &= 1/8(X(3)-X(7)) W_8^{-3} = 1/8(j+2j)(-0.707+0.707j) = -0.35j
\end{align*}
\]

Output of Second Stage
\[
\begin{align*}
h(0) &= g(0)+g(2) = 1.19 \\
h(1) &= g(1)+g(3) = 0.5 \\
h(2) &= [g(0)-g(2)] W_8^{-0} = -0.31 \\
h(3) &= [g(1)-g(3)] W_8^{-1} = 0 \\
h(4) &= g(4)+g(6) = -0.81 \\
h(5) &= g(5)+g(7) = 0 \\
h(6) &= [g(4)-g(6)] W_8^{-0} = 0.19 \\
h(7) &= [g(5)+g(7)] W_8^{-1} = -0.7
\end{align*}
\]

Final Output
\[
\begin{align*}
x(0) &= h(0)+h(1) = 1.69 \\
x(1) &= h(4)+h(5) = 0.81 \\
x(2) &= h(2)+h(3) = -0.31 \\
x(3) &= [h(6)+h(7)] W_8^{-0} = -0.51 \\
x(4) &= [h(0)-h(1)] W_8^{-1} = 0.69 \\
x(5) &= [h(4)-h(5)] W_8^{-0} = -0.81 \\
x(6) &= [h(2)-h(3)] W_8^{-1} = -0.31 \\
x(7) &= [h(6)-h(7)] W_8^{-0} = 0.89 \\
\end{align*}
\]

A. IFFT Pipeline Architecture

This architecture is also known as cascaded FFT architecture, and used in most of the designs. The basic structure of pipelined is as shown in Fig. 2. between each stage of radix-r pe’s there is a commutator and last stage is unscrambling stage. The commutator records the output data from previous stage and feed to the next stage [8]. The unscramble rearranges data in natural sorted order in Fig. 2, denotes the stage number in the pipeline. The number in boxes gives the size of that fifo r in complex sampling. C2 is a switch and radix-8 butterfly element. Pipelined FFT architectures are fast and high throughput architectures with parallelism and pipelining. Even though the hardware complexity is high and less flexible compared to other architectures, they offer high throughput and energy efficient implementations.

Performance of this architecture can be improved by Parallelism using separate arithmetic unit for each stage of FFT processor and through put can be increased by factor log2N using different units in pipelined. Pipelined FFT processors have features like high throughput, simplicity, fast, small area and energy efficient implementation. The most commonly used pipelined architectures such as Multipath Delay Commutator (MDC), Single Path Delay Commutator (SDC) and Single Path Delay Feedback (SDF).

III. RESULTS AND DISCUSSION

A. Simulation Results for IFFT Processor

The architecture of IFFT Processor is simulated using Xilinx ISE 14.7 and compared with Matlab results. The Fig. 3, shows the simulated output of 8 point IFFT processor.

In this algorithm, X is an input array and Y is an output array. Each array consist of 8 elements hence it is called as 8-point IFFT algorithm. Each element is a complex number consist of real and imaginary part. Because of this, separate real and imaginary signals can be generated in RTL schematic. The processing time required for IFFT processor is 78ns.

1. Matlab Output

VHDL results are validated by results obtained from 8 point IFFT using MATLAB R2010a. The Fig. 4, shows MATLAB output of 8-point IFFT.
B. Comparison of Results of IFFT Processor

The Table-1, shows the comparison of the precision of 8 Point IFFT blocks as obtained in Matlab and on ISIM simulator.

<table>
<thead>
<tr>
<th>Index</th>
<th>Inputs</th>
<th>IFFT Output on MATLAB</th>
<th>IFFT Output on ISIM simulator</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0+0j</td>
<td>1.6875+0j</td>
<td>1.6875+0j</td>
</tr>
<tr>
<td>1</td>
<td>2+2j</td>
<td>-0.8125+0j</td>
<td>-0.8125+0j</td>
</tr>
<tr>
<td>2</td>
<td>3+2j</td>
<td>-0.3125+0j</td>
<td>-0.3125+0j</td>
</tr>
<tr>
<td>3</td>
<td>0+0j</td>
<td>-0.5196+0j</td>
<td>-0.5196+0j</td>
</tr>
<tr>
<td>4</td>
<td>3+0j</td>
<td>0.6875+0j</td>
<td>0.6875+0j</td>
</tr>
<tr>
<td>5</td>
<td>0+0j</td>
<td>-0.8125+0j</td>
<td>-0.8125+0j</td>
</tr>
<tr>
<td>6</td>
<td>3-2j</td>
<td>-0.3125+0j</td>
<td>-0.3125+0j</td>
</tr>
<tr>
<td>7</td>
<td>2-2j</td>
<td>0.8946+0j</td>
<td>0.8946+0j</td>
</tr>
</tbody>
</table>

The Table-1, shows that results obtained on MATLAB and ISIM simulator are validated and verified.

IV. Conclusion

The simulation of IFFT module is done in ISIM and the simulation results are compared with MATLAB results of pipelined architecture. This work can be extended for higher points of IFFT which can be used for communication applications.

REFERENCES


by using IEEE 754 Single Precision Complex Floating Point Adder and Multiplexer”, International Conference on Soft Computing Techniques and Implementations- (ICSCIT) Department of ECE, FET, MRIU, Faridabad, India, Oct 8-10, 2015


